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ABSTRACT
DC-DC power converters play an important role in powering telecom and
computing systems. Complex systems, including power electronics systems, are
increasingly using digital controllers because of the major advancements in digital
controllers and DSP as well as there ability to perform sophisticated and enhanced
control schemes. In this thesis, the digital controller is investigated for DC-DC converters
in high current low voltage applications.
For an optimal design of a regulated DC-DC converter, it is necessary to derive a
valid model. The current doubler rectified half bridge (CDRHB) DC-DC converter is
suitable for high current low voltage applications. In this thesis, the topology operations
are analyzed and then the unified state space model, analog small signal model and
digital small signal model are derived. Then the digital compensator design is discussed
as well as the analog-digital converter (ADC) and the digital pulse-width-modulator
(DPWM) design rules. In addition, voltage driving optimization is proposed for the
benefit of the digital controller. Finally, experimental results based on the CDRHB are
presented and analyzed.
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CHAPTER ONE: INTRODUCTION
Power control schemes have been revolutionized over the past few decades.
Compared with analog controllers, the digital controller is gaining more attention because
of its stable performance, flexibility, and ability to handle more complicated control
techniques.
The advent of programmable digital signal processors (DSP) is creating thriving
opportunities in the field of power electronics. The special architecture and high
performance of DSP make it possible to implement a wide variety of control and
measurement algorithms at a high sampling rate and reasonable cost. Power electronics
systems are typically a complex combination of linear, nonlinear and switching elements.
High-frequency converters add another dimension of complexity because of their fast
dynamics.
Modern power electronics systems, therefore, demand the use of high-speed
data-acquisition and real-time control. High performance DSP could meet these
processing requirements imposed by such systems.

1.1 DC-DC Converter
DC-DC converters are used in power electronics systems that convert system
voltages from one DC level to another DC level.
Today DC-DC switching power converters are very popular and prevailing in
power supply systems market. Prior to 1970s, a majority of commercially available
power supplies were of linear regulator type. Figure 1.1 shows a typical block diagram of
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a linear regulator power supply [1]. The front end of the linear regulator is a 60 Hz
transformer, T1, used to provide input electrical isolation and to step up or step down the
line voltage, and this is followed by a full-wave bridge rectifier to convert the AC input
to a DC input

Figure 1.1 Typical block diagram of a linear regulator power supply [1]

by adding a large filtering capacitor at the input of the linear regulator. The input to the
linear regulator, Vin, is unregulated DC and cannot be used to drive the load directly.
Using a linear circuit that provides a stable DC output regulates the DC voltage at the
output, Vo. The linear regulator are simple to use and provide tight control, good output
voltage ripples and a low components count, but their main disadvantage for practical use
is high power loss, hence, low power efficiency.
In the early 1970s, DC-DC switch mode converters entered the market. Because
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of high power efficiencies compared with linear regulators, they gradually replaced
traditional linear regulator power supplies for medium and high power applications.
Unlike linear regulators, switching converters use power semiconductor devices to
operate in either the on-state (saturation or conduction) or the off-state (cutoff or no
conduction). Since either state will lead to low switching voltage or low switching current,
it is possible to convert DC to DC with higher efficiency using a switching regulator.
Figure 1.2 shows a simplified block diagram for a switched mode AC-to-DC power
converter with multi-output application. Compared with the block diagram of Fig. 1.1, a
switching network and high frequency output electrical isolation transformer T2 are
added.

Figure 1.2 Block diagram of a switch mode power supply with multiple outputs [1]

The DC-DC switching converters can be classified as either non-isolated or
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isolated converter, depending on whether high frequency transformers are added between
the power stage and output. The non-isolated converters have three basic topologies:
buck, boost and buck-boost. There are also some other high order non-isolated topologies:
CUK, SEPIC and ZETA. All non-isolated topologies are shown in Figure 1.3.

(a) Buck

(b) Boost

(c) Buck-Boost

(d) CUK

(e) SEPIC

(f) ZETA

Figure 1.3 Non-isolated DC-DC topologies
The output voltage of non-isolated DC-DC topologies is determined by the duty
ratio D. For the application with high input voltage level and low output level, the
converters must operate with very small duty cycles and asymmetrical transient responses.

4

As a result, transformers are added in DC-DC switching converters and therefore
becoming isolated DC-DC topologies.
The conventional isolated PWM DC-DC converter structure is shown in Figure
1.4, which consists of three parts: PWM converter, isolated transformer and rectifier. The
PWM converter behaves as an inverter to generate AC voltage or current which is applied
to the transformer primary winding. The transformer delivers AC voltage or current from
the primary side to the secondary side and provides electrical isolation. With a
transformer turns ratio, the converter may work at a desirable duty cycle and achieve
good efficiency. AC voltages or currents are delivered to the transformer’s secondary
side, and through the rectifier, a DC voltage can be obtained from the output. Hence, the
procedure in energy processing in a DC-DC converter is: dc→ac→transformer→ac→dc.

T
Vin

Vout

PWM
Converter

Rectifier

Isolation

Controller

Isolation

Figure 1.4 Block Diagram of conventional PWM isolated DC-DC converters
PWM converters, like the one shown in Figure 1.4, can be realized in a variety of
state-of-the-art topologies, such as forward, flyback, two-switch forward, push pull, half
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bridge, and full bridge. The rectifier topologies can be forward rectifier, center tapped,
full bridge and current doubler rectifier as shown in Figure 1.5. Figure 1.6 shows the
isolated DC-DC topologies.

T

L
Cf

T

SR1

+

SR1

-

Vo

L
Cf

+
-

SR2

Vo

SR2

(a) Forward rectifier

(b) Center-tapped rectifier
L1

L
T
T

Cf

SR1

+

Vo

Cf

-

-

L2
SR2

(c) Full-bridge rectifier

(d) Current-doubler rectifier

Figure 1.5 Various types of rectifier topologies
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(a) Forward converter

(b) Flyback converter
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Vo

D2

S2

S1

S3

S1

D2

i1

i1

i2

i2
S2

D1

(c) Half bridge converter

S4

D1

(d) Full bridge converter

D2
i1
i2

S1

D1

S2

(e) Push pull converter
Figure 1.6 Examples of isolated DC-DC topologies

1.2 Controller for DC-DC Converter
The objective of DC-DC converters is to deliver a stable and regulated DC output
voltage from an unregulated DC input voltage. The pulse width modulation (PWM)
regulation method is used in switching converters, which controls the on time of the
power switch devices to regulate the DC output voltage.
Based on the implementation of the PWM control method and compensator, the
controller can be classified as either an analog controller or a digital controller.
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1.2.1 Analog Controller for DC-DC Converter
A typical switching power converter is shown above in Fig. 1.7 [2]. An analog
control system provides output voltage regulation by comparing a scaled representation
of the output voltage to a reference voltage and amplifying the difference. The “error
voltage”, applied to an analog Pulse Width Modulator, results in a variable width driving
pulse that has an average value equal to the desired output voltage. After power
amplification by the power stage, driving pulses are averaged by the filter to yield a DC
output voltage.

Figure 1.7 Typical switching power converter architecture with analog controller [2]

As a closed loop system, this circuit requires a control mechanism to insure that
the gain around the loop (from output sensing back to the filter) does not exceed unity at
any frequency where phase shift around the loop reaches 360 degrees. In addition to the
built-in 180 degrees phase shift necessary for regulation, the phase shift around the
control loop is also caused by delays introduced by reactive elements (capacitors or
inductors) and to a smaller degree by operational delays in amplifiers, modulators, and
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switching devices.
Adjustments, or compensations, for gain variation and phase shift over a range of
frequencies is usually incorporated into error amplifier circuitry to assure that the circuit
will be stable when operating under anticipated conditions.
Isolation between input and output may be included in the design, but even with
isolation, conceptually; most power converters operate as shown in Figure 1.7.
It is possible to incorporate digital devices, such as “micro-controllers”, into an
analog control system like that of Fig. 1.7. A microprocessor control unit (MCU) can be
set up to adjust and manage operation of an analog PWM (change switching frequency,
for example) but that sort of control is still classified as an analog controlled DC-DC
switching converter. Digital controlled switching converters are classified as a control
system in which the feedback process is managed entirely by digital techniques.
Specifically, the PWM functions, error signals, and compensator functions are performed
in digital mode.

1.2.2 Digital Controller for DC-DC Converter
A digital control system, equivalent to that in Fig. 1.7, is depicted in Fig. 1.8 [2].
Notice that voltage sensing, compensator and pulse width modulator functions are still
present but appear under different names. Power switching, scaling, and filtering
functions are exactly the same as in the analog design shown in Fig. 1.7.
Working back from the power switching stage, the Digital Pulse Width Modulator
(DPWM) performs the same drive signal generation function as its analog counterpart.
However, it does so by “calculating” and then “timing” the desired duration of ON and
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OFF periods of its output signal. In contrast, the analog PWM usually operates by
triggering ON at a clock transition and triggering OFF when a fixed voltage “ramp”
reaches a pre-set trip voltage. The distinction is important because it leads to many of the
advantages and challenges associated with digital control.
Located before the DPWM, is a “control law” processor. Typically a PI or PID
style subsystem is used to perform the task of translating a digital representation of output
voltage into pulse duration (duty-cycle) information used by the DPWM. It is the job of
the PID control element to center the output voltage on a pre-set value and adjust the
pulse width, in real-time, to provide voltage regulation. It must do so by compensating
for gain and phase-shift factors around the control loop, as seen in the analog version. In
digital systems, there are additional phase shift factors arising from time delays in
processing the control data stream. The major gain and phase-shift factors present in an
analog system (mostly from the output filter), are also present in digital mode, with
calculation and A/D conversion delay factors added.

Figure 1.8 Typical switching power converter architecture with digital controller [2]

Moving farther upstream, an Analog-to-Digital (A/D) converter produces digital
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data that represents output voltage. Each binary “word”, containing upwards of 8 bits of
data, is sent at a high clock rate to the PID control law processor. Word length and A/D
reference voltages set the precision to which the output voltage can be maintained. In
digital systems, analog quantities such as voltage, must be represented as a range of
discrete values. Spacing between values, or the size of each “bucket”, is set by the
number of data bits divided into the total range of voltage over which the A/D conversion
stage operates.
The digital controlled switching power converters have the following advantages
over traditional analog controlled converters [2-11]:
Generate flexible power switch drive waveforms with programmable
relationships to one another
Implement sophisticated control laws
Potential space saving and less component counts
Offer Precision that can counter the effects of component tolerance, parametric
drift, aging, etc.
Adapt to changing environmental conditions
Store data for operational purposes and/or record keeping
Communicate with the external digital world.
However, the digital controllers have their own disadvantages: high resolution is a
must to satisfy the converter tight regulation requirements and high speed is also a must
in order to satisfy the converter dynamic requirements [7-8] [11].

These two

requirements results in cost increase.
Generally, there are several implementation approaches for digital controllers
today, which include Microprocessor/DSP’s (Digital Signal Processors), FPGA (Field
Programmed Gates Array) and Custom IC. The features of these approaches are
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compared as follows:
DSP:
• DSP chips can be reprogrammed;
• The speed is generally slower than ICs;
• Implementation is exceedingly complex for the intended application;
• DSP is costly over custom IC design;
• High frequency power converters have to use high performance DSP;
FPGA:
• FPGA can be programmed on site;
• The processing is faster than a general purpose DSP;
• For FPGA design there is no physical manufacturing step, which results in very
short design time;
• FPGA’s typical price is higher than DSP;
Custom IC Design:
• Due to physical design consideration, Custome IC’s typically have better
performance than FPGA;
• However it results in much longer design time than FPGA since there is a layout
step;
• Custom IC design has lower price than FPGA and DSP.
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1.3 Thesis Chapter Synopses

Chapter Two analyzes the topology and operation of the half-bridge DC-DC
converter with current doublers. The unified state space model, analog small signal
model, and digital small signal model are developed respectively.
Chapter Three discusses digital control, which includes the theory,
methodology and digital compensator design. In addition, digital controller design
examples are given for different digital compensator design approaches. Also the
introduction about the ADC, DPWM, and design requirements are covered in this
chapter.
Chapter Four introduces the voltage driving optimization (VDO)’s
background, implementation, and initial experimental results.
Chapter Five provides and analyzes the experimental results of the closed-loop
DSP controlled half-bridge DC-DC converter. It also includes practical issues for
DSP-based controller design on the platform discussed. Finally, the conclusion of
future work will be presented in chapter six.

13

CHAPTER TWO: HALF BRIDGE DC-DC CONVERTER WITH
CURRENT DOUBLER RECTIFIER

To further increase the processing speed and decrease the power consumption
in VLSI (Very Large Scale Integration) circuits, the operating voltages of ICs keep
decreasing with operation current increasing. So the study on isolated DC-DC
topology, suitable for low voltage high current applications is a must.
Among four rectification topologies shown in Figure 1.5, current doubler
rectifier (CDR) can minimize secondary winding rms current and have a good
utilization of the transformer. Since around half of the load current flows through each
output inductor, it has better thermal management for the output inductors. Moreover,
the current doubler rectifier can step down more voltage than full bridge and center
tapped rectifiers. In addition, CDR minimizes the numbers of high current
interconnections that simplify secondary side layout and further reduces
layout-related losses. Therefore, current doubler rectification is very suitable for low
voltage high current applications [12-13].
For the half bridge (HB) topology, the voltage rating of switching devices is
half that required by push-pull and forward converters. In addition, HB has efficient
use of transformer core and copper, and the leakage inductance energy can be
recycled to the input capacitors. Due to the input bridge capacitors, HB has an
additional 1/2 voltage step-down ratio as compared with forward, flyback, push-pull
and full bridge, from the line voltage to the transformer primary side. For the primary
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topology of isolated DC-DC converters, Half Bridge is good a candidate for low
voltage applications. Since current doubler rectifier can be used with half bridge
topology, the half bridge DC-DC converter with current doubler rectifier is a suitable
isolated DC-DC switching converter topology for high current low voltage
applications [14].
For an optimal design of a regulated current doubler rectified half bridge
(CDRHB) DC-DC converter, it is necessary to derive a valid small signal model.
In this chapter, the operation and control schemes of half bridge topology with
current doubler rectifier is analyzed. Based on this analysis, the topology’s unified
state-space model, unified small signal analog model, and unified small signal digital
model are developed respectively.

2.1 Topology and Operation

Figure 2.1 shows the half bridge DC-DC converter topology with current
doubler rectifier. There are two conventional control schemes for the HB DC-DC
converters, which are symmetric control and asymmetric (complimentary) control
[33-35]. Each of these two control schemes has its own advantages and disadvantages.
When the conventional symmetric control is used for the half-bridge converter, its two
switches operate at hard-switching with symmetric components stresses, while when
the asymmetric (complimentary) control is used, the two half-bridge switches operate
at soft-switching, but unfortunately, causing asymmetric stresses on the converter
components which is not desirable especially for wide input voltage range . Moreover,
15

the DC gain is not linear which degrades the converter performance. A recently
proposed half-bridge control scheme, the DCS (Duty-Cycle-Shifted) control [16],
results in achieving soft-switching for one of the two half-bridge switches while
maintaining symmetric duty cycle and hence symmetric components stresses.

Figure 2.1 Half bridge DC-DC converters with current doubler rectifier
However, no matter which control scheme is applied, there are three typical
operation modes shown in Figure 2.2, supposing the converter operates in CCM mode
and neglecting transformer leakage energy and transient commutation [15]. In Figure
2.2, RT is the equivalent resistance of the reflected switches on-resistance and DCR
of the transformer windings, R L and
1

RL2

are equivalent DCR’s of inductor L1 and L2 ,

respectively, and Rc is the ESR (Equivalent Series Resistance) of the output capacitor

(a) Mode 1: S1 is on, S2 is off
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(b) Mode 2: S2 is on, S1 is off

(c) Mode 3: Both S1 and S2 are off
Figure 2.2 Operation modes

2.2 Unified State Space Model for HB Converter with Current Doubler Rectifier

State space equations can be derived according to three different operation
•

modes in terms of x = A m ⋅ x + B m ⋅ u and y = C m ⋅ x , where m denotes
the

corresponding

as

x = v c1

 dv
x =  c1
 dt
•

[

di 1
dt

operation

i1
di 2
dt

i2

mode.

vc
dv c
dt

The

]

T

iM
di M 
dt 

state
,

variable
input

x

is

u = Vin

chosen
,

T
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and output is the voltage across the

load R .
During the on time of switch S1,

 0


 1

 n ⋅ L1
A1 = 
 0


 0

 1
 LM

B1

A1 and B1 are as shown in Equation (2-1):

1
n ⋅ (C1 + C2 )
R ⋅ Rc
RT + RL1 + Rd 2 +
R + Rc
−
L1
R ⋅ Rc
Rd 2 +
R + Rc
−
L2
R
C ⋅ ( R + Rc )

R ⋅ Rc
R + Rc
−
L1
R ⋅ Rc
RL2 + Rd 2 +
R + Rc
−
L2
R
C ⋅ ( R + Rc )

0

0

0 
0 
 
= 0 
 
0 
 0 

−

,


C1 =  0


Rc ⋅ R
R + Rc

0

0

Rd 2 +

Rc ⋅ R
R + Rc

−

−

R
L1 ⋅ ( R + Rc )

R
L2 ⋅ ( R + Rc )
1
−
C ⋅ ( R + Rc )

−

0

R
R + Rc


0


1 
C1 + C2 



0

,


0



0



0


(2-1)

During the on time of switch S2, A2 and B2 are as shown in Equation (2-2):








A2 = 
−








0

0

L1
R ⋅ Rc
Rd1 +
R + Rc
−
L2
R
C ⋅ (R + Rc )

1
n ⋅ (C1 + C2 )
R ⋅ Rc
Rd1 +
R + Rc
−
L1
R ⋅ Rc
RT + RL2 + Rd1 +
R + Rc
−
L2
R
C ⋅ (R + Rc )

0

0

0

−

1
n ⋅ L2
0
1
LM

 0 
 0 
 1 


B2 =  n ⋅ L2  ,
 0 
 1 

−
 LM 

RL1 + Rd1 +

R ⋅ Rc
R + Rc


C2 =  0


Rc ⋅ R
R + Rc

Rc ⋅ R
R + Rc
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0

−

R
L1 ⋅ (R + Rc )

R
L2 ⋅ (R + Rc )
1
−
C ⋅ (R + Rc )

−

0

R
R + Rc


0


−

1 
C1 + C2 



0


,

0



0



0



(2-2)

During the off time of both S1 and S2, Equation (2-3) shows the corresponding

A3 and B3 :
0
0
R ⋅ Rc

RL1 + Rd1 +

R + Rc
0 −
L1



R ⋅ Rc
A3 = 0
−

L2 ⋅ (R + Rc )

R
0
C ⋅ (R + Rc )


n ⋅ Rd1
0
−
LM


0 
0 
 
B3 =  0 
 
0 
 0 


C3 = 0





n ⋅ Rd1
R

−
−
L1 ⋅ (R + Rc )
L1



⋅
n
R
R
d2

−
−

L2 ⋅ (R + Rc )
L2

1

−
0
C ⋅ (R + Rc )

n 2 ⋅ (RT + Rd2 + Rd1 ) 

−
0
LM


0

0

R ⋅ Rc
L1 ⋅ (R + Rc )
R ⋅ Rc
RL2 + Rd2 +
R + Rc
−
L2
R
C ⋅ (R + Rc )
n ⋅ Rd2
−

LM

Rc ⋅ R
R + Rc

Rc ⋅ R
R + Rc

R
R + Rc


0


0

(2-3)

In order to obtain a unified state space averaged model [33], let the switching
cycle be T , the on time of switch S1 and S2 are d 1 ⋅ T and d 2 ⋅ T , respectively.
Then the unified state space averaged model for half bridge current doubler converter
can be derived as follows:
•

x = A ⋅ x + B ⋅ u = f ( x , u , d1 , d 2 )

y =C⋅x

(2-4)

where, A = d1 A1 + d 2 A2 + (1 − d1 − d 2 ) A3

(2-5)

B = d 1 B1 + d 2 B 2 + (1 − d 1 − d 2 ) B 3
and C =  0


Rc ⋅ R
R + Rc

Rc ⋅ R
R + Rc


0


R
R + Rc
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(2-6)

(2-7)

2.3 Unified Analog Small Signal Model for HB Current Doubler Converter

Based on the unified state space averaged model derived in the previous
section, we can further analyze the analog small signal model. In general, let
∧

x = X ss + x ,

∧

∧

u = V in + v in ,

y = Y ss + y ,

∧

d 1 = D1 + d 1 ,

∧

and d 2 = D2 + d 2 , where X ss , Y ss , V in , D1 and D2 are the steady state values of
∧

∧

∧

∧

∧

x , y , v in , d 1 and d 2 respectively, and x , y , v in , d 1 and d 2 represent the
•

small signal disturbances. Since in the steady state, x = A ⋅ X ss + B ⋅ Vin = 0 , then
the following can be determined:

X ss = − Ass−1 ⋅ Bss ⋅ Vin

(2-8)

From Equation (2-4), Equation (2-9) can be derived as follows:
∧

∧
∧
∧
∂f
∂f
∂ x ∂f ∧ ∂f
⋅ d2
⋅ d1 +
⋅ v in +
⋅ x+
≈
∂d 2
∂d 1
∂ v in
∂x
∂t

(2-9)

Based on Equations (2-4) and (2-8) ~ (2-9), we can conduct unified small
signal analysis for CDRHB converters.
TABLE 2-1
Transfer Functions for Analog Controlled Half Bridge Current doubler Converters
with Different Control Schemes
Control
Scheme
Symmetric

Duty Cycle

∧

∧

G

v g

( s ) =

v

o

∧

v

G

vd

( s ) =

in

v

o
∧

d

D1 = D2 = D

C⋅(s⋅ I −Ass)−1 ⋅ Bss

Asymmetric

D1 =1− D2 = D

C⋅(s⋅ I −Ass)−1 ⋅ Bss

C⋅(s⋅ I − Ass)−1[(A1 − A2)⋅ Xss +(B1 −B2)⋅Vin]

Duty Cycle
Shift

D1 = D2 = D

C⋅(s⋅ I −Ass)−1 ⋅ Bss

C ⋅ ( s ⋅ I − Ass ) − 1 [( A1 + A2 − 2 ⋅ A3 ) ⋅ X ss

C ⋅ ( s ⋅ I − Ass ) −1[( A1 + A2 − 2 ⋅ A3 ) ⋅ X ss
+ ( B1 + B2 − 2 ⋅ B3 ) ⋅ Vin ]

+ ( B1 + B 2 − 2 ⋅ B3 ) ⋅ Vin ]
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2.4 Unified Digital Small Signal Model for HB Current Doubler Converter

For developing the linear time invariant (LTI) digital model of the half bridge
DC-DC converter with current doubler rectification in Figure 2.1, the following
assumptions should be considered:
The converter operates in continuous conduction mode (CCM);

V in is constant within each switching cycle;
There is no ripple in the inductors currents and output capacitor voltage.
For simplicity, the digital model of the symmetric half bridge converter with
current doubler rectifier will be derived first.
Assuming that the derivation starts from the kth switching cycle, using the
Forward Euler approximation method as follows:

x (t0 + ε ) ≈ x (t ) + ε

dx ( t 0 )
dt

(2-10)

When kT < t ≤ kT + d1T , converter operates in mode 1 (switch S1 is on),
according to Forward Euler approximation, we can get

x(kT + d1T ) ≈ x(kT ) + d1T ⋅ ( A1 ⋅ x(kT ) + B1 ⋅ V in [k ])

(2-11)

After reformatting Eqn. (2-11),

x ( kT + d1T ) ≈ [ I + d1T ⋅ A1 ] x ( kT ) + d1T ⋅ B1 ⋅V in[ k ]
When

k T + d 1T < t ≤ k T + d 1T +

1 − d1 − d 2
T,
2

(2-12)

the

converter

operates in mode 3 (both S1 and S2 is off), so after Forward Euler approximation:

x(kT + d1T +

1 − d1 − d2
1 − d1 − d2
T ) ≈ x(kT + d1T ) +
T ⋅ ( A3 ⋅ x(kT + d1T )
2
2
+ B3 ⋅ Vin [k ])
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(2-13)

After reformatting (2-13), the following is obtained:

x(kT + d1T +

1 − d1 − d2
1 − d1 − d2
T ) ≈ [I +
T ⋅ A3 ]x(kT + d1T )
2
2
1 − d1 − d2
+
T ⋅ B3 ⋅ Vin [k ]
2

When kT + d 1T +

(2-14)

1 − d1 − d 2
1 − d1 − d 2
T < t ≤ kT + d 1T +
T + d 2T ,
2
2

converter operates in mode 2 (S2 is on),

x(kT + (d1 + d2 )T +

1 − d1 − d2
1 − d1 − d2
T ) ≈ x(kT + d1T +
T ) + d2T ⋅
2
2
1 − d1 − d2
( A2 ⋅ x(kT + d1T +
T ) + B2 ⋅Vin [k ])
2

(2-15)

After reformatting (2-15),

x(kT + (d1 + d2 )T +

1− d1 − d2
1− d1 − d2
T ) ≈ [I + d2T ⋅ A2 ]x(kT + d1T +
T)
2
2
+ d2T ⋅ B2 ⋅Vin [k]

When k T + d 1 T +

1 − d1 − d 2
T + d 2T < t ≤ k T + T ,
2

(2-16)

converter

operates in mode 3 (both S1 and S2 is off), so:

1 − d1 − d2
T) +
2
1 − d1 − d2
1 − d1 − d2
T ⋅ ( A3 ⋅ x(kT + (d1 + d2 )T +
T ) + B3 ⋅Vin [k ])
2
2

x(kT + T ) ≈ x(kT + (d1 + d2 )T +

(2-17)

After reformatting, Eqn. (2-18) can be written as follows:

1 − d1 − d 2
1 − d1 − d 2
T ⋅ A3 ]x(kT + (d1 + d 2 )T +
T)
2
2
1 − d1 − d 2
+
T ⋅ B3 ⋅ Vin [k ]
2

x(kT + T ) ≈ [ I +

(2-18)

Then substitute Equation (2-12), (2-14) and (2-16) to (2-18) and neglect the
terms including T ( N ≥ 2) , a state space digital model is developed as follows:
N
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x[k +1] = [I + A⋅T ]x[k] + B ⋅T ⋅Vin[k] = φ(x[k],vin[k], d1, d2 )

(2-19)

In order to derive the LTI digital model, linearization of the digital model
(2-19) at the steady state operation point is taken to obtain:

∧

x [ k + 1] ≈

∧
∂φ ∧
∂φ
∂φ ∧
∂φ ∧
x[ k ] +
v in [ k ] +
d1 +
d2
∂d 2
∂x
∂ v in
∂d1

∧

∧

y[k ] = C ⋅ x[k ]

(2-20)

And in steady state, x[k + 1] = x[k ] = X ss , from (2-19), it can be derived as
follows:

X ss = − Ass−1 ⋅ Bss ⋅ Vin

(2-21)

The deviations in Equation (2-22) can also be derived from (2-19) to obtain
the LTI digital model:

∧

∧

∧

x[ k + 1] ≈ ( I + Ass ⋅ T ) x[ k ] + B ss ⋅ T ⋅ vin [ k ]
∧

+ [( A1 − A3 ) X ss + ( B1 − B3 )Vin ] ⋅ T ⋅ d 1
∧

+ [( A2 − A3 ) X ss + ( B 2 − B3 )Vin ] ⋅ T ⋅d 2
∧

∧

y [ k ] = C ⋅ x[ k ]

(2-22)

Although the above derivations are based on the symmetric controlled half
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bridge current doubler DC-DC converter, the linearized digital model (2-20) is unified,
and only different in derivatives in Equation (2-20) according to the different control
schemes.
Different transfer functions can also be derived based on different control
schemes from the LTI digital model in Equation (2-22), and they are listed in table
2-2.
TABLE 2-2
Transfer Functions for Digital Controlled Half Bridge Current doubler Converters
with Different Control Schemes
Control

G

Scheme
Symmetric

Asymmetric

Duty Cycle
Shift

∧

Duty Cycle
vg

(z) =

v

∧

o

G

∧

v

vd

( z ) =

in

v

o
∧

d

C⋅(s⋅ I −Ass)−1 ⋅ Bss

C ⋅ ( z ⋅ I − A ss ⋅ T ) − 1 ⋅ T ⋅ [( A1 + A 2 − 2 ⋅ A 3 ) ⋅ X

D1 =1− D2 = D

C⋅(s⋅ I −Ass)−1 ⋅ Bss

C ⋅ ( z ⋅ I − A ss ⋅ T ) − 1 ⋅ T ⋅ [( A1 − A 2 ) ⋅ X

D1 = D2 = D

C⋅(s⋅ I −Ass)−1 ⋅ Bss

C ⋅ ( z ⋅ I − A ss ⋅ T ) − 1 ⋅ T ⋅ [( A1 + A 2 − 2 ⋅ A 3 ) ⋅ X

D1 = D2 = D

ss

+ ( B 1 + B 2 − 2 ⋅ B 3 ) ⋅ V in ]
ss

+ ( B 1 − B 2 ) ⋅ V in ]

+ ( B 1 + B 2 − 2 ⋅ B 3 ) ⋅ V in ]

For comparison, bode plots of the derived digital model are depicted in Figure
2.3 together with bode plots of analog models and discretized analog models. The
converter’s specification is Vin =48V, n=6, Vo=1V, Io= 50A, Co=1000 uF, Lo= 90 nH,
and switching frequency of 400 KHz. It can be found that differences exist among
these three models at high frequencies. Because digital systems will have additional
phase shift compared to analog systems, a difference between the analog model and
the digital model can be noticed at the high frequencies. Furthermore, it can be
noticed that the discretized analog model starts to alias as approaching half of the
24

ss

sampling frequency. Therefore, it can be concluded that the derived digital model is
more valid than the other two models for digital control design of the digitally
controlled half bridge DC-DC converter.

Figure 2.3 Bode diagrams of three converter models
(Dot trace: analog model, dash trace: discretized analog model,
solid trace: digital model)
A digital compensator based on the digital model of the converter is designed
and the bode plot of its loop gain is shown in Figure 2.4. A prototype with the same
design specification is built and the close loop bode plot is shown in Figure 2.5. The
experimental results match theoretical design and therefore verify the derived digital
model.
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Figure 2.4 Close loop gain of theoretical design

Figure 2.5 Close loop gain of experimental result
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5

CHAPTER THREE: DIGITAL CONTROLLER FOR SWITCHING
POWER CONVERTER

With the advances made in Digital Signal Processors (DSP) and ICs, digital
control has been an increasingly important topic in the switch mode power converter
area. Digital controllers are increasingly being used especially in complex systems,
including power electronics systems. Compared with analog controllers, digital
controllers have many advantages, including ease of integration and interface with
other digital systems, elimination of component tolerances and ageing, ability to
perform sophisticated and advanced control schemes, and they can easily be used to
realize other control functions besides the regulation and compensation. Also,
important for switching power converters, it can generate flexible power switch drive
waveforms with programmable relationships to one another [2-11].
However, there are still some disadvantages/challenges in using digital
controllers for analog systems such as DC-DC converters in power electronics
including the required high resolution from the digital controller to satisfy the
converter tight regulation requirements and the required high speed to satisfy the
converter dynamic requirements, which results in cost increase. Fortunately, the
digital controllers industry is rapidly developing, allowing the availability for faster
and higher resolution digital controllers at a lower cost. Therefore, in the future the
digital controller will have more functionality, which makes power systems more
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intelligent, as well as lower price. More digital controlled power converters can be
expected to be commercially available and maybe at a comparable price with analog
controlled counterpart but with more intelligent functions in some applications.
The digital controller for switch mode power converters can be defined that
the digital controller can perform power conversions PWM function, error signal, and
compensator functions in digital mode. It can also perform protection, prevention, and
monitoring functions such as fan control for over temperature prevention,
overvoltage/overcurrent protection, as well as monitoring current sharing and
temperature and so on. Typical digital controlled power converter architecture is
shown in Figure 3.1.
Digital Communication Signals

Vo

ADC

Control
Algorithm

Control
Signal

DPWM

Digital Controller or DSP Chip

DC-DC
Converter
+
Drivers
+
Sensors
+
Load

Currents and other sensed signals

Figure 3.1: Typical switching power converter architecture with digital controller

From the definition and Figure 3.1, digital controller has three indispensable
parts: A/D converter, digital compensator, and digital pulse width modulator
(DPWM)
In this chapter, we will discuss two digital compensator design approaches; the
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redesign approach and the direct design approach. Then the A/D converter and
DPWM design requirements for digital controller will be covered. In addition,
popular A/D converter architectures and DPWM architectures are introduced.

3.1 Digital Compensator Design

Generally speaking, there are two approaches for digital compensator design:
one is the digital redesign based on analog controller, and the other is the direct digital
design approach [3-5]. Figure 3.2 shows the digital compensator design flow chart.

Figure 3.2 Digital compensator design flow chart

3.1.1 Digital Redesign Approach

With the digital redesign approach, as shown in Figure 3.2, the analog
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controller is first designed based on the analog model of the converter and then
transformed to the Z-domain using different discretization methods. Then the
discretized digital controller is optimized and approximated for practical realization.
The benefit of the redesign approach is to make use of the analog design
approach. For analog design, the large and small-signal averaged models of all system
blocks are readily available and well understood; design oriented analysis is based on
intuitive relationships between frequency response and system specifications;
extensive design experience. The proven design procedure for the analog controller is
shown as follows:
Develop an average small signal model of the switching converter at the
quiescent operation point
Solve for the uncompensated loop gain taking into account the combined delay in
the digital system(over design to correct for delay)
Design the compensator to shape loop gain in the frequency domain to achieve
the desired stability margin, voltage regulation, and line, load, noise rejection.
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Figure 3.3 Block diagram for analog PID compensator design
One key step in digital redesign approach is the discretization step. The
objective of discretization is to match frequency characteristics of discrete equivalent
compensator with that of the designed analog controller.
A. Traditional discretization methods
There are several s-z transformation methods discussed in literature, such as
the step invariant transformation method, the bilinear transformation method, the
pole/zero

match

transformation

method,

LDI

(Lossless

digital

integrator)

transformation method, and the backward Euler and forward Euler transformation
methods [3-5] [35-37]. Table 3-1 shows some popular discretization methods.
Table 3-1 Discretizaiton Methods
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Due to the frequency warping effect in these transformations, the frequency
response of the discretized controllers does not correspond with that of the designed
analog

controller.

Moreover,

the

frequency

warping

effects

of

different

transformations differs. For example, the bilinear, LDI, and Backward Euler
transformations are as follows:

2 1 − z
s =
⋅
Ts 1 + z

−1
−1

1
1 − z −1
s =
⋅
1
−
Ts
z 2

1 − z
s =
Ts

(Bilinear Transformation)

(3-1)

(LDI Transformation)

(3-2)

(Backward Euler Transformation)

(3-3)

−1

The frequency warping effects of Bilinear and LDI transformations compared
to the ideal case are as shown in the Figure 3-4. In Figure 3-4, the dotted line
represents the ideal transformation which preserves all the frequency characteristics of
the analog signal or controller without the warping effect, resulting in a digitized
controller that is very close to the original analog controller transfer function.
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However, the upper dashed line and the lower dashed-dotted line of the bilinear and
LDI transformations have warping effects that will result in a digital controller with
different characteristics of the analog controller to a certain extent.

Figure 3.4: Frequency warping effects of bilinear and LDI discretization methods

B. Hybrid discretization Method
Less warping effect can be achieved by combining different discretization
methods, namely, the hybrid discretization. The hybrid discretization result in
discretized controller with much smaller warping effect compared to those discretized
by a single transformation method, if properly used. Because the warping effects can
be cancelled to some extent, the frequency range where the discrete time transfer
function agrees well with its continuous counterpart can be extended. Hence, a better
and more accurate transformation can be achieved.
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Figure 3.5: Frequency warping effects comparison
C. Methods of implementing hybrid discretization
Three ways of implementing hybrid discretization are discussed here.
Considering the following general transfer function:

H(s) =

an s n + an −1 s n-1 + L + a2 s 2 + a1 s + a0

bm s m + bm −1 s m-1 + L + b2 s 2 + b1 s + b0

(3-4)

The first way is to discretize different s terms using different discretization
methods in each s n term. For example, the following can be rewritten (3-4):

H1 (s)=

an s1P ⋅ sQ2 + an−1 s1P ⋅ sQ2-1 + L+ a2 s1 ⋅ s 2 + a1 s1 + a0
bm s1I ⋅ sJ2 + bm−1 s1I ⋅ s J2-1 + L+ b2 s1 ⋅ s2 + b1 s1 + b0

(3-5)

Where, P + Q = n, I + J = m. Then s1 is discretized with one discretization
method and s2 with another discretization method.
The second way is to discretize odd power terms with one discretization
method and even power terms using another discretization method in a polynomial
[38]. For example, given that n is even and m is odd, Equation (3-4) can be rewritten
as:
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H 2 (s) =

an s1n + an−1 s n2-1 + L+ a2 s12 + a1 s 2 + a0

(3-6)

bm s m2 + bm−1 s1m-1 + L+ b2 s12 + b1 s 2 + b0

Then s1 is discretized by one discretization method and s2 with another
discretization method.

The third way is to combine different discretization methods into each s
transformation from continuous domain to discrete time domain, similar to [39]. For
example, combining s1 and s2 in each s with a ratio K as s = K ⋅ s1 + (1 − K ) ⋅ s2 ,
where 0 < K < 1 , then s1 is discretized by one discretization method and s2 by
another discretization method, and substitute s in Equation (3-4) in order to get a
discrete-time transfer function.
In order to illustrate the hybrid discretization method application in power
converters digital controller design, a design example is given.
A voltage-mode-controlled symmetric isolated half-bridge converter system
with the following parameters is considered in the design: Vin =48V, n=6, Vo=1V, Io=
50A, Co=1000 uF, Lo= 90 nH, and switching frequency of 400 KHz. An analog
controller based on the continuous model of the converter can be designed as in
Equation (3-4) with bandwidth of 79.2 KHz and the phase margin of 56 degrees.
Ha =

4.947 × 10-6 s 2 + 1.374 s + 49680
2.843 × 10-13 s3 + 1.069 × 10-6 s 2 + s

(3-7)

The analog controller of Equation (3-4) is discretized, at 400 kHz sampling
frequency, using several discretization methods including the hybrid one shown in
Equations (3-8), (3-9), and (3-10):

Hz4 =

2.648 z3 -1.177 z2 − 2.526 z + 1.299
z3 −0.1967 z2 − 0.6427 z-0.1606

(Using Bilinear Transformation)
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(3-8)

Hz5 =

Hz6 =

2.361 z 3 -3.62 z 2 + 1.344 z
z 3 − 1.352 z 2 + 0.3828 z-0.03088

(Using Backward Euler Transformation) (3-9)

2.804 z 3 -4.004 z 2 + 1.328 z
z 3 − 1.019 z 2 + 0.06562 z-0.04675

(Using Bilinear- Backward Euler Hybrid Transformation)

(3-10)

Figure 3.6 shows the bode-plots of the three discretized functions for
comparison. It can be noticed that the bilinear-backward Euler hybrid transformed
transfer function gain and phase plots are closer to the analog transfer function gain
and phase plots compared to using single transformation methods of bilinear and
Backward Euler.

(a)

(b)
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Figure 3.6: Bode plots comparison: (a) full view, and (b) zoomed view (Dot-dashed
trace: analog, dot trace: Bilinear digital, dashed trace: Backward Euler digital, solid
trace: Bilinear-Backward Euler hybrid)
The controller was simulated in the MatLab. Figure 3.7 shows the output
voltage simulation results comparison using analog and discretized digital controllers
during steady-state and load transients. Table 3-2 shows a comparison between the
simulation results of Figure 3.7. It can be noticed that closer results to the analog
compensator is achieved with hybrid discretization.

(a)

(b)

(c)

37

Figure 3.7: MatLab simulation results of the designed closed-Loop converter using
both analog and digital discretized controllers: (a) output voltage during steady-state,
load step-down, and load step-up (Middle trace: analog, lower trace: Bilinear digital,
and upper trace: Bilinear- LDI Hybrid), (b) zoomed output voltage during load step
down, and (c) zoomed output voltage during load step-up.

Table 3-2: Simulation Results Comparison
Compensator/Controller

Steady-State
Error (%)

Transient
Deviation (%)

Settling
Time (sec.)

Analog

0

13

50u

Bilinear

1.2

14

78u

Bilinear- LDI Hybrid

0.8

13

45u

3.1.2 Digital Direct Design

The digital direct design approach, as shown in Figure 3.2, is to design the
digital compensators directly in the Z-domain based on the discrete model of the
switching power converters, then optimize and approximate the designed digital
controller for practical realization.
The discrete model for digital direct design can be derived through the
following two ways: one is to discretize the analog model of converter with different
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discretization methods shown in Table 3-1 or hybrid discretization method mention
above. The other way is to develop digital model of converter directly as Section 2.4.
To illustrate the digital direct design approach, a digital compensator design
example for a voltage mode controlled symmetric half bridge is given. The
converter’s specification are Vin =48V, n=6, Vo=1V, Io= 50A, Co=1000 uF, Lo= 90
nH, and switching frequency of 400 KHz.
In section 2.4, it has been verified by experiment and proven that it is better
than the analog model and the digitized analog model for digital compensator design.
Here, we use the direct digital model for compensator design. The digital model can
be derived based on section 2.4.
A digital compensator based on the digital model of the converter is designed
and bode plot of the loop gain is shown in Figure 3.8. A prototype with the same
design specification is built and the close loop bode plot is shown in Figure 3.9. The
experimental results match theoretical design.
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Figure 3.8 Close loop gain of theoretical design

Figure 3.9 Close loop gain of experimental result

3.2 A/D Converter

The A/D converter can be modeled as shown in Figure 3.10 [37]. The zero
order hold’s frequency response can be studied by the body diagram shown in Figure
3.11. From Figure 3.11, it can be found that the A/D converter introduces the phase
lag into the system. If the bandwidth of the system is equal to the sampling frequency
and the phase delay goes to 180 Degree. Generally, in order to make the phase delay
of the zero-order hold as small as possible, the sampling frequency should be at least
10 times the bandwidth, which means the phase delay is 18 degree.
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Figure 3.10 A/D converter model [37]

Figure 3.11 Bode diagram of zero order hold [37]
According to the Shannon sampling theorem, when the input signal is
reconstructed, any frequencies ω >
0<ω <

ωs
2

ωs

will reflect into the frequency range

2

. This effect is called frequency aliasing. The frequency aliasing can be

prevented either by increasing ωs or by placing an analog antialiasing filter in front
of the sampler. The antialiasing filter is a low pass filter that removes any frequency
components in e(t) that are greater than

ωs
2

, since the low pass filters introduce phase

lag. However, the cutoff freuqency of the antialiasing filter cannot be made so low as
to destablilize the control system.
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3.2.1 A/D Converter Requirement

To satisfy specifications for output voltage regulation, resolution of the A/D
converter has to enable error lower than the allowed variation of the output
voltage ∆Vo [5] [11]:

∆ Vo K ≥

V ADCMax
2 n ADC

(3-11)

Where K is the output voltage sensor gain, ∆Vo is the output voltage tolerance
and n ADC is the number of bits of the A/D converter. The resolution effect on the
output is shown in Figure 3.12.
Although theoretically speaking, it’s okay if the sampling frequency is at least
twice bandwidth. But for practical application, as discussed above, in order to make
the phase delay of the zero-order hold as small as possible, the sampling frequency
should be at least 10 times the bandwidth, which means the phase delay is 18 degree.

(a) Insufficient resolution

(b) Sufficient resolution

Figure 3.12 The ADC resolution effect on output [40]

3.2.2 A/D Converter Architectures
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Generally speaking, there are three ADC architectures: flash, successive
approximation register, and pipelined with multiple flashes.
The flash architecture is shown in Figure 3.13. It needs 2n − 1 comparators
for a n bit A/D converter. For a high resolution ADC, it will need a large number of
comparators, for example, for 10 bit ADC, it will need 1023 comparators. But it is
very fast since it only needs one cycle to convert.

Figure 3.13 A/D converter flash architecture [40]
Figure 3.14 shows the successive approximation register (SAR) architecture. It
only needs one comparator to realize high resolution ADC, so its advantage is simple
structure and low gate count. But it is very slow since it needs N comparisons for an
N bit resolution. As a result, it has N times delay time by one comparator.
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Figure 3.14 ADC successive approximation registers architecture [40]

Figure 3.15 ADC pipelined with multiple flashes architecture [40]
The ADC pipelined with multiple flashes architecture, shown in Figure 3.15, is
a combined structure for flash and successive approximation registers architectures.
As a result, it is a trade-off of the advantages between these two architectures. For a n
bit A/D converter, it requires p SAR stages and k=n/p flash A/Ds. It has k times delay
time caused by one comparator, so it is slower than flash but faster than SAR A/D. In
addition, it needs k ( 2

p

− 1) comparators, which is more than SAR but less than

flash structure.
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3.3 Digital Pulse Width Modulator

The digital pulse width modulator (DPWM) is acting as D/A converter, and
performs the same drive signal generation function as analog PWM, but it does so by
“calculating” and then “timing” the desired duration of ON and OFF periods of its
output signal [2].

3.3.1 DPWM Requirements

The resolution of DPWM should be at least one bit higher than A/D converter
in order that one LSB change of the A/D converter can be represented by DPWM and
results in at least one LSB equivalent change in output voltage by DPWM. Otherwise,
periodic oscillations of Vo at frequencies lower than the PWM switching frequency
will happen as shown in Figure 3.16. This phenomenon is called “limit-cycle”.

n DPWM ≥ n ADC + 1
Where

(3-12)

n D P W M is the number of bit of DPWM and nADC is the number of bit

of A/D converter [5] [7-8] [11] [41].
Limit

cycle

can

possibly

produce

undesirable

output

noise

and

electro-magnetic interference (EMI). Because the steady-state limit cycling is
undesirable, its amplitude & frequency are difficult to predict, and therefore difficult
to analysis the resulting noise and EMI
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（a）Limit cycle

(b) No limit cycle

Figure 3.16 Limit Cycle Phenomenon [41]

3.3.2 DPWM Generation Schemes

There are state-of-the-art DPWM generation schemes, fast clocked scheme,
tapped delay line scheme, hybrid delay line/counter scheme, ring oscillator MUX
scheme, and DSP based scheme [7-8] [42-44].

A. Fast clocked scheme
As shown in Figure 3.17, this scheme uses an external fast clock to generate
the PWM waveform. The A/D converter outputs a N-bit binary number which
represents the duty cycle. This binary number is loaded into a register and compared
with the output from a counter clocked at fclk using a digital comparator. The RS
flip-flop is set at the beginning of the switch cycle and reset when the counter reach
zero.
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PWM
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Figure 3.17 Fast clocked DPWM
The structure is simple and has a low gate count. But the external clock has
to be very fast, at least 2n times higher than the switching frequency (n is the
DPWM‘s resolution). In addition, power consumption has been reported to be on the
order of mWs. Also it is not suitable for multiphase VRM applications since each
counter has to be implemented for each phase independently. As a result, an increase
in the die area and power consumption is a must for multiphase applications.

B. Tapped delay line scheme
This scheme is shown in Figure 3.18. A pulse from a reference clock initiates
the cycle and sets the PWM signal to logic high level. This reference pulse is then
propagated along a sequence of delay lines and when it reaches the output selected by
the multiplexer, it sets the PWM signal to logic low level. The total delay of the delay
line is adjusted to be equal to that of the reference clock period. Additionally feedback
is used to provide a delay locked loop (DLL) which locks to the period of the input
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clock. This technique reduces power consumption significantly. The frequency of the
ring oscillator is equal to the switching frequency which is much better than the fast
clocked DPWM scheme. But it suffers from large silicon area due to many delay lines
and MUX’s. It can be utilized to generate multiple PWM signals by adding
multiplexers to a single delay line, but result in larger silicon area and therefore not
suitable for multiphase applications.

Delay cells

Reference
clock

PWM
OUT

...........

S

NDPWM

0

......

1

Q

2N

2NDPWM :1 Multiplexer

R

Figure 3.18 Tapped delay line DPWM

C. Hybrid delay line/ counter scheme
The hybrid delay line/counter scheme combines the fast clocked scheme and
tapped delay line scheme. It is illustrated in Figure 3.19. The rising edge of the PWM
signal is set by the reference clock and is reset when the pulse, after propagating along
the delay line, is sensed by the multiplexer. Actually, this scheme is a trade off
between die area and power consumption. At the same time, it reduces maximum
clock speed by combining the delay line oscillator with the counter.
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Delay line
oscillator

Counter

Figure 3.19 Hybrid delay line/ counter DPWM

D. Ring Oscillator MUX scheme
This scheme operation principal is similar to the tapped delay line approach,
as shown in Figure 3.20. As a result, it has similar power consumption and die area as
the delay line scheme. What makes this scheme attractive is that it has a symmetrical
structure and therefore suitable for multiphase applications.

Figure 3.20 Ring oscillator MUX DPWM
49

E. DSP based DPWM scheme
This scheme is illustrated in Figure 3.21. The DPWM generation is based on
the calculation. Its advantages include its ablity to be reprogrammed as well as its
wide use in low frequency applications like motor control and PFC’s. But it is costly
and too complex for this intended application as well as delays degrading the
performance.

V out
Gate
drive1

OSC

Gate
drive2

DSP

Pre-amplifier
circuit

A/D
DPWM
Based DSP

Figure 3.21 DSP based DPWM
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CHAPTER FOUR: DIGITAL VOLTAGE DRIVING
OPTIMIZATION

4.1 Introduction

For isolated low-output-voltage topologies, the secondary side losses are
dominant. The main losses in the secondary side are conduction loss, driving loss, and
switching loss.
The conduction loss can be calculated as:

PConduction = I 2 ⋅

Rdson
N

(4-1)

The driving loss can be estimated as:

PDriving = N ⋅ Qg ⋅ U Driving ⋅ f s

(4-2)

The switching loss can be estimated as:

Pswitching =

1
I
⋅ (t r + t f ) ⋅ f s ⋅ ⋅ U
3
N

(4-3)

In equation (4-1) through (4-3), N is the number of MOSFETS used, I is the
current flowing through MOSFET and U is the voltage across MOSFET, Qg is the
gate charge of the MOSFET and Rdson represents the on state resistance of the
MOSFET; fs is the switching frequency of the converter, UDriving is the driving voltage
of the MOSFET. tr and tf are the rising time and falling time for the driving voltage of
MOSFET’s, respectively.
From the equations (4-1) through (4-3), it can found that one optimal
efficiency point can be reached when applying different driving voltages according to
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different operation conditions. Because, Rdson will be lowered as the increase of
driving voltage, which results in conduction loss decrease, given the same current. In
the meanwhile, the driving loss is increasing, resulting from the increase of the gate
charge of each MOSFET due to the driving voltage’s increase. All of these
characteristics can be found from the MOSFET’s datasheet on the typical
characteristics curves as shown in Figure 4.1.

(a) On resistance vs. gate-to-source voltage

(b) Gate charge vs. gate-to-source voltage
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(c) On resistance vs. Drain Current

(d) On resistance vs. junction temperature
Figure 4.1 Typical MOSFET datasheet characteristics curves
The conduction loss will decrease with the driving voltage increase, leading to
reduction of the overall losses. As a result, an optimal efficiency point can be reached
for a given operation point. This is the motivation of driving voltage optimization
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(DVO). The driving voltage optimization’s significance on efficiency is more obvious
for high current low voltage with high frequency applications. Currently most
MOSFET are figure-of-merit (FOM) optimized. From Figure 4.1, it can be found that
Rdson changes a little with the driving voltage variation. As a result, the conduction
loss maybe reduced so little to be negligible for low current applications. But for high
current high frequency applications, the conduction loss variation can be significant
while the driving loss can be comparable to the conduction loss due to its high
frequency operation. For this case, the voltage driving optimization will have a
significant effect on efficiency optimization.
For the analog controller, the implementation of voltage driving optimization
seems difficult or at least costly, since DVO applications need online programmability.
Fortunately, in recent years, as advances in digital controller IC and digital signal
processors (DSP’s), digital controllers are going to be an alternative candidate for
power switching converters besides analog controllers. Digital controller can provide
online real time control features, which is one of the advantages of digital controllers
over their analog counterparts. So DVO implementation becomes possible with
application of digital controller in switching converters. Furthermore, DVO make
digital controllers more cost effective due to there better utilization of single digital
controller chips. It can be expected that DVO can be a great feature of digital
controlled switch mode power converters as the continuous increase of output
currents for converters and further cost reduction with development of digital
controller.
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4.2 DVO Implementation

Digital driving voltage optimization adjusts the driving voltage for MOSFETS
according to the line voltage and load current variation. The DVO close loop
algorithm flowchart is shown in Figure 4.2.
N samples of Iin, by an ADC are stored and then averaged and filtered by a LP
digital filter difference equation to eliminate noise and generate Iin(n). The current
difference ∆Iin(n) between new current value Iin(n) and the previous value Iin(n-1) is
calculated. At the same time, the driving voltage difference ∆VD(n) between new
current value VD(n) and the previous value VD (n-1) is calculated.

∆I in = I in (n − 1) − I in (n)

(4-4)

∆VD = VD (n) − VD (n − 1)

(4-5)

A check will be performed to see if ∆Iin (n) has sufficient value (Ie) to update
VD or not. If this value is sufficient, the program will proceed to the next step,
otherwise, it will start from the beginning by sampling Iin again. If the signs (positive
or negative) of Equations (4-4) and (4-5) are same, this means that the current
efficiency-driving voltage point is located on the left side of VDO, as shown in Figure
4.3 and VD should be increased by an increment Vstep to move toward the maximum
efficiency point. Otherwise, If the signs of Equations (4-4) and (4-5) are not same,
this means that the current efficiency-driving voltage point is located on the right side
of VDO as shown in Figure 4.3 and VD should be decreased by a decrement Vstep to
move toward the maximum efficiency point. After storing the current values of Iin and
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to find I in (n)

Calculate

∆I in = I in (n − 1) − I in (n)
∆VD = VD ( n) − VD ( n − 1)

Wait M
switching Cycles
Yes
∆I in < I e

No
I in (n − 1) = I in (n)

VD ( n − 1) = VD ( n)

Yes

Sign(∆Iin ) = Sign(∆VD )

No

VD (n) = VD (n) − Vstep

VD (n) = VD (n) + Vstep

Figure 4.2 DVO close loop algorithm flowchart
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VD, the program will decrease or increase VD and update it. Then, after several
(M) switching cycles, Iin is sampled again and the driving voltage optimization
process will be repeated.

Figure 4.3 Efficiency vs. Driving Voltage Curve Showing VDO’s Operation Process

4.3 Initial Experimental Results

A half bridge current doubler DC-DC converter prototype is used for the
power stage to experiment and implement the digital voltage optimization. The half
bridge prototype is 1 V/40 A output and used for 36-75 input range. The synchronous
rectifiers are used for the current doubler and the switching frequency is 400 kHz. The
digital controller is implemented with TMS320F2812 DSP chip, for initial experiment
verification, the DVO technique is only applied for the secondary side synchronous
rectifiers.
The digital controller with DVO block diagram is shown in Figure 4.4. The
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digital controller determines duty cycle and outputs the driving signals for the
switching. At the same time, as mentioned in section 4.2, it also detects and samples
the input current and read by the DVO subroutine. Then the driving voltage
optimization subroutine adjusts the driving voltage according to operation condition
to achieve optimal efficiency as shown in Figure 4.2.

VDVO

I in

Driver
Power

V Driving

DVO
Algorithm

ADC

Programmable
Digital
Controller

V D = V Driving

Control
Logic
Signal

FET
Driver
(s)

Vgs

Dc
Figure 4.4 Digital controller block diagram
In order to adjust the driving voltage online, variable driving voltage supply is
needed. To verify the DVO concept, we use linear regulators to build a prototype for
the initial experiment. The schematic is shown in Figure 4.5. The linear regulator part
number is LM 317.

Vline

LM 317

LM 317

From Digital
Controller

To SR FET
Drivers

+
-

Figure 4.5 Variable driving voltage supply schematic for initial experiment
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Figure 4.6 shows the different output voltages of the variable driving voltage
supply from different input signal from the DSP. The DSP generates different duty
cycle signals according to different input current by the DVO subroutine.

Vdd=3V

Ddsp=0

(a)

Vdd=4.3V
Ddsp=0.3

(b)
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Vdd=5.8V

Ddsp=0.5

(c)

Vdd=7.1V

Ddsp=0.8

(d)

Vdd=7.6V

Ddsp=0.9

(e)
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Vdd=8V

Ddsp=1

(f)
Figure 4.6 Output voltages of variable driving voltage supply and DSP input signals
The initial DVO open loop experimental results are shown in Figure 4.7. For
the initial experiment, the line voltage is 48 V and the output voltage is 1 V. The
frequency is 400 kHz. DVO open loop experimental results are tested under the load
current from 5 A through 20 A.
From Figure 4.7, it can be found that optimal driving voltage is different for
different load currents. For Io=5A case, the optimal driving voltage is 3.5 V; 4 V is the
driving voltage when the optimal efficiency achieved for Io=10 A case; When load
change to 15 A, the optimal driving voltage rises to 5.5 V; 6V is required to achieve
maximum frequency for the load current Io=20 A case. Compared with the constant
driving voltage converter, let’s say driving voltage is 5 volts. The maximum efficiency
improved can be 1% by VDO technique for Io=5 A, light load case. The results can be
expected to be more significant after VDO technique is further developed and the
digital controller and power stage are optimized the experimental set up is improved.
Since this is only an initial open loop experiment for DVO technique, further
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close loop experiments are needed. What’s more, for better efficiency, the variable
voltage supply for DVO implementation may use switching converters to get better
results.

Efficiency (%)

Driving Voltage vs. Efficiency
Vo=1V, fs=400kHz, Vin=48V, Io=5A
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(d) Io= 20A
Figure 4.7 DVO initial open loop experiment
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CHAPTER FIVE: EXPERIMENTAL RESULTS AND ANALYSIS

5.1 Experimental Results

The specifications of the DSP-controlled half-bridge DC-DC converter
prototype with a current doubler are as follows:
Vin =48V, n=6, Vo=1V, Io= 50A, fsw= 400kHz, Co=500 uF, Lo= 270 nH
The digital compensator is implemented by TMS320F2812 DSP chip with
DSP program with C language. A 12 bit ADC with 80 ns conversion time is setup for
the digital controller in TMS320F2812 DSP chip. The DPWM can support 16 bit
maximum resolution [24-27]. From the sections 3.2 and 3.3, this DSP satisfy the
digital controller design requirements.
Based on the small signal model of HB DC-DC converter and digital
controller design theory, the digital controller is designed in chapter four as follows:

Hc( z ) =

0.6113z 3 − 0.2847 z 2 − 0.5968 z + 0.2992
z 3 − 1.418 z 2 + 0.4619 z − 0.04364

(5-1)

The corresponding difference equation is
D [n] =1.418 D [n-1] - 0.4619 D [n-2] +0.0436 D [n-3]
+0.6113 e[n] -0.2847e [n-1]-0.5968 e [n-2]+0.2992e[n-3].

(5-2)

The DPWM generator in the chip can generate symmetrical, asymmetrical and
DCS PWM signals for the power stage.
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Figure 5.1 shows the primary and secondary gate signals with 100ns dead time
in a symmetrical case, which is generated by the DSP chip, TMS320F2812. The two
primary signals have the same duty cyle with a 180-degree phase shift, and the
secondary signals are the complementary signals of the primary signals with a
controlled dead time. In Figure 5.2, the asymmetrical primary-side gate signals are
shown with 100ns dead time. Actually, the dead time mentioned above is adjustable
with the program.

Figure 5.1: The primary and secondary gate signals with 100ns dead time in a
symmetrical case
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Figure 5.2: The gate signals with 100ns dead time in an asymmetrical case, the signals
are complementary signals with controlled dead time.
Figure 5.3 shows the primary signals with 100ns dead time in a DCS (Duty
Cycle Shift) case. DCS control technology is used to reduce primary ringing of the
signals [3]. In a DCS case, the two primary signals have the same duty cycle but with
a fixed dead time, which is independent of the duty cycle and SR dead time. Figure
5.4 shows the output voltage with significant noise and in this case the output is hard
to regulate.
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ZVS Dead time is Independent of SR Dead times and Duty cycle

Figure 5.3: The primary signals with 100ns dead time in a DCS case

In the actual experiments, the close loop system was set up with the
DSP-controlled HB power train as shown in Figure 5.5. The low-pass filter was used
before the DSP board to filter the switching noise. This filter also behaves as an
anti-liaising filter for the sampling of the ADC. The protection circuit is used to give a
voltage limit from 0 volts to 3 volts for the input signal of the DSP since that is the
range the DSP can accept.
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Figure 5.4: The output voltage with significant noise

Vi

HB-Converter

DSP DSK Board
(Digital
compensator)

Protection
Circuit

Vo

low-pass
filter

Figure 5.5: Close loop diagram with power stage and DSP controller

Figure 5.6 shows the output voltage and the gate signal for the closed-loop
DSP controller. In this case, the input voltage is 48 volts. It can be seen that the output
voltage is regulated to the reference voltage of 1.5 volts, which is actually set up in
the DSP program. The duty cycle is regulated at D=0.26, which is the calculation
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result of a digital PI compensator based on the error difference compared with the
reference voltage. Figure 5.7 and 5.8 are showing the transformer current at steady
state.

Figure 5.6: The output voltage 1.5 volt and gate signal with 0.26 duty cycle at steady
state with a DSP controller (digital PI compensator) in symmetrical case

Figure 5.7: The transform primary current
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Figure 5.8: The transform primary current, gate and drain-source signals of the
low-side switch

5.2 Consideration and Analysis

5.2.1 Noise Issue

Due to the switching noise and connection noise in the experiment, the
low-pass filter is necessary for stability of the system. However, the bandwidth of the
low-pass filter obviously will affect the entire bandwidth of the system. This means
that if the bandwidth of the low-pass filter is too low, the dynamic performance of the
system is going to be affected. Therefore, the tradeoff should be considered before
choosing the bandwidth of the low-pass filter when a system has considerable noise.
One of the approaches to reduce the switching noise is to make the sampling
happen after the switching noise, which is supposed to appear at the beginning of each
switching cycle. This approach needs to synchronize the sampling cycle and the
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PWM cycle with fixed phase shift inside the DSP, which will be discussed in the
synchronization section of this chapter.

5.2.2 Frequency Limitations

The sampling frequency of the ADC of the TMS320F2812 can reach 12.5MHz
theoretically. However, the maximum switching frequency at which the converter can
be operated is dependent upon the time required by the processor to complete all
instructions as well as the performance requirement. Let τ be the time required to
complete one instruction, N be the number of instructions to be computed, η be the
time required for ADC conversions and other delays and f be the sampling
frequency. Then, we must have: τ ⋅ N + η <

1
.
f

In the interrupt routine of the ADC, dealing with the data and calculation of
the compensator will consume considerable instructions, which makes it impossible to
reach the maximum sampling frequency of 12.5MHz for the ADC. In the experiment,
the interrupt routine consumes about 100 instructions, which is around 700ns, so the
sampling frequency is around 1.4MHz. Therefore, optimizing and reducing the
number of the instructions for the compensator calculation and digital filtering is an
important issue.

5.2.3 Synchronization

Synchronization is an important requirement in any digital controller. Signals
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must be sampled at the same relative position in each period, and failing to do so will
cause the calculated duty cycle to be meaningless — especially when the ripple
amplitudes are significant. For simplicity and ease of implementation, the processor
will take control of all signals that determine the start of a period, the sampling time
for the input signals and the time needed to issue the duty cycle signal. Furthermore,
to minimize the effect of noise, sampling of the input signals is scheduled to take
place at the instant before the power MOSFET is switched off.
In short, the period starts when a triggering signal is sent out to sample all the
necessary inputs. Immediately after this, the power MOSFET is turned off, and the
processor commences to calculate the required value of the duty cycle.
In the experiment, this synchronization has not been achieved yet, so the
low-pass filter is used to deal with the switching noise.
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CHAPTER SIX: CONCLUSION

6.1 Summary

As the developments made in Digital Signal Processors (DSP) and ICs, digital
controls have been an increasingly hot topic in switch mode power converter area.
Digital controllers have been used increasingly, especially in complex systems,
including power electronics systems. It can be expected that digital controllers will
play a more important role in switching power converter as the further advances and
cost decrease of the digital controller in the near future.
This thesis presents the unified state space model, analog small signal model
and, digital small signal model of the half-bridge converters with current doubler for
symmetrical, asymmetrical, and DCS cases. Based on the derived small signal models
of HB CDR converters, a digital compensator is designed to stabilize and optimize the
system. The digital controller with ADC and DPWM generators is implemented by TI
TMS320F2812 DSP chip, which is a high performance DSP chip especially for digital
control applications.
Based on the small-signal models, the digital compensator design methods are
discussed as well as the ADC and DPWM design rules. Experimental work shows that
a digital compensator that is implemented in a DSP program can regulate the output
voltage by adjusting the duty cycle for the desired performance.
Moreover, digital voltage driving optimization is proposed and discussed in
order to improve the efficiency and achieve better utilization of the digital controller.
73

The initial experimental results show the efficiency can be optimized by 1% with
DVO for the experimental case.

6.2 Future Work

In the near future, more attention may be directed towards how to optimize the
digital controller, which includes: reducing the number of the instructions to increase
the achievable sampling frequency, implementing the synchronization of the sampling
and switching cycle, tuning up the coefficients of the compensator, and increasing the
bandwidth of the low-pass filter to improve the transient response of the system.
Digital voltage optimization will be finalized with close loop control. The
switching converter will be used as variable voltage supply instead of a linear
regulator for better efficiency and the technique will be improved as well as the
experimental platform in order to obtain better results.
Sophisticated nonlinear algorithms will be one of the potential future research
directions in the digital controller to improve system performance, which is one of the
advantages of digital controllers over analog controllers.
To take advantage of the digital controller and achieve better utilization of it,
more ideas will be investigated based on the digital control implementation.
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